Abstract-An FPGA-based instrument with capabilities of on-board oscilloscope and nanoscale pulsing (70 ns @ ±10 V) is presented, thus allowing exploration of the nano-scale switching of RRAM devices. The system possesses less than 1% read-out error for resistance range between 1 kΩ to 1 MΩ, and demonstrated its functionality on characterizing solid-state prototype RRAM devices on wafer; devices exhibiting gradual switching behavior under pulsing with duration spanning between 30 ns to 100 μs. The data conversion error-induced degradation on read-out accuracy is studied extensively and verified by standard linear resistor measurements. The integrated oscilloscope capability extends the versatility of our instrument, rendering a powerful tool for processing development of emerging memory technologies but also for testing theoretical hypotheses arising in the new field of memristors.
simplifies analysis [9] and is based on a connectivity feature employed by most, common crossbar biasing schemes [10] . However, even an ideal crossbar configuration suffers from the issue of sneak paths [11] , where a voltage applied to a target device causes current to flow through unselected devices within the crossbar. The problem is exacerbated by the presence of parasitics, most notably electrode ("line") resistance. As a result, cell read-out accuracy is reduced and write operations may disturb the memory state of adjacent devices, which is why strategies to mitigate sneak path effects are an area of active research. These include introducing CMOS [12] , or emerging devices [13] as "selector" elements to isolate the target device from the rest of the array, and the employment of active biasing of inactive WLs and BLs in order to divert sneak currents [10] amongst other techniques [14] . The second key advantage of RRAM concerns the potential for single-device, multi-level memory cells [2] .
Systems that can control multi-level crossbar memory arrays with optimized read-out accuracy and limited write cross-talk have already been built for the purpose of process development automation and applications employing small crossbars [15] , [16] . These array control instruments consist of custom-made array handler printed circuit boards (PCBs) paired with a microcontroller-based (LPC1768) control module running custommade software. This configuration allows great operational flexibility at a low price, but performance is typically limited by the low speed of the micro-controller's data converters. In this work we present results from an upgraded array control instrument that utilizes the handler PCB from [15] with an inhouse designed field-programmable gate array-based (FPGA) control module employing high speed data converters. The system is capable of sourcing 70 ns pulses at up to ±10 V (fullduration, half-maximum (FDHM)) and can sample analogue input signals at up to 65 MHz. We demonstrate exploration of RRAM device switching characteristics under ns-scale pulsing as well as transient RRAM device behavior capture via onboard oscilloscope capabilities serving as a cheap, fully customizable, user-friendly integrated platform.
The paper is organized as follows: Section II specifies the read-and write-mode biasing schemes used by our instrument and briefly discusses the influence of basic data converterinduced read-out errors. Section III presents the key aspects of system implementation. In Section IV, we benchmark the performance of the upgraded system vs. its predecessor, show results from our on-board oscilloscope and demonstrate the instrument's capability for ns-scale pulsing. In Section V we use our developed system to explore prototype RRAM device switching characteristics under pulsing stimulation. Section VI provides a discussion on the results and concludes the paper.
II. THEORETICAL FRAMEWORK
The array control instrument used in this work, employs the potential divider-based read-out scheme illustrated in Fig. 2(a) with V src = 0.5 V for consistency with previous work [15] . It is worth noting that other read-out schemes are also possible including continuous current schemes with different line voltage arrangements, but also more advanced implementations such as switch-capacitor-based CDS [17] . We plan to study these in the near future. The write scheme is the standard "V write /2" method [10] , as in Fig. 2(b) that offers a good compromise between reducing unwanted cross-programming and restricting write operation power dissipation [18] : Gain 1/2 amplifiers act as a cross-talk protection mechanism by ensuring that the bit-and word-complement devices are not subjected to more than half the voltage applied to the DUT during the write operation. Simultaneously, the voltage drop across R r remains close to zero. This dramatically reduces the potential for write cross-talk (where modifying the resistive state (RS) of the DUT causes modifications in non-DUT devices).
During the read procedure, the driver amplifier applies a voltage to the crossbar array via a sense resistor R sense . Buffer amplifiers ensure that R w (R r ) remain shunted (bootstrapped) respectively and thus conduct a minimum amount of current.
This ensures that the current through R sense is closely matched to the current through target device R t . By measuring the voltages at nodes V bias and V src , knowing the value of R sense and assuming good grounding is maintained we can calculate the value of R t , that in the ideal case is given by
In practice, when assessing the resistance of R t , reading errors will be induced by buffer amplifier offset voltages, address multiplexer (access) resistances and line resistance within the crossbar. Although the effects of such circuit imperfections have been studied extensively through simulation and experiment [9] , [15] , [18] , the role of inaccuracies in capturing voltage values (in this case at V bias and V src ) due to imperfect data converters is still unknown.
We can introduce error terms ε bias and ε src in (1) to represent the V bias and V src misreads, respectively. These may result from non-zero data converter differential and integral non-linearity (DNL/INL), or incorrect zero/gain calibration if applicable, and will include quantization and offset errors. Equation (1) then becomes
where R tc is the calculated target resistance value and the ADC conversion error may be positive or negative. These error terms will be distributed within certain ranges [ε bias,min , ε bias,max ], [ε src,min , ε src,max ] and may to some extent be mutually correlated (e.g., due to cross-talk from similar groups of neighboring signals, transmission of errors from the driver amplifier through R sense , etc.). In this work we take the worst case by first assuming no correlation and then studying the worst corner, when they are anti-correlated.
In the scenario where V bias and V src are measured concurrently by two different ADC channels and assuming conversion errors are independently distributed within [ε bias,min , ε bias,max ] and [ε src,min , ε src,max ] respectively, the R tc maximum and minimum values in the absence of any errors introduced by the crossbar itself, can be expressed as
for V src > 0 and ε src , ε bias small enough to leave the sign of numerator and denominator unaffected. R tc,max and R tc,min depend on the choice of R sense , as well as on V src and target resistance R t [through V bias -(1)] and the conversion error distribution (through ε). In this work, our system read accuracy was benchmarked through using the fractional read-out error metric, defined as F = (R tc − R t )/R t . Fig. 3(a) plots F for R tc,max and R tc,min as a function of R t at fixed R sense ≈ R t,min · R t,max [19] and three different values of V src . We have chosen an example working R t range between 1 kΩ and 1 MΩ, and V src values ranging from 0.1 V [20] to our instrument's 0.5 V setting. Table I ). Both panels: |εsrc| = |ε bias | = 1 LSB = 0.488 mV. Plots shown for Vsrc ∈ {0.1, 0.3, 0.5} V. ε parameters were bounded to ±0.488 mV, corresponding to ±1 least significant bit (LSB) in our hardware implementation in order to illustrate the effects of a single "unit" of misreading at the data-converter.
We observe that at R t values close to R sense the conversion error effect is minimized, with the optimum read-out R t shifting away from R t,min · R t,max . The significant increase in errors towards the low and high boundaries of the operating range can be explained by either V bias (excessively low R t case) or V src − V bias (excessively high R t case) becoming close to zero. In both cases, small conversion errors (ε) may become key determining factors in (2) and thus cause large changes in calculated R t . Meanwhile, lowering the read-out voltage disproportionately increases the smallest achievable error (≈ ±0.57% to ≈ ±0.95% to ≈ ±2.85% for V src = {0.5, 0.3, 0.1} V respectively). These results suggest that implementing a bank of sense resistors attuned to different R t ranges helps mitigate the effects of conversion errors. Fig. 3 (b) shows predicted conversion error-induced F as simulated for a system that allocates different R t ranges to a bank of sense resistors as in our instrument (summarized in Table I ).
III. SYSTEM IMPLEMENTATION
The overall system architecture of the array control instrument presented in this work is shown in Fig. 4 where the partitioning into the array handler and the control modules is visible. The array handler is taken from [15] and hosts the array under test (AUT-max. size: 32 × 32 elements), the access framework used to select the target device and the biasing/measurement environment used to implement the biasing schemes detailed in Section II. The control module consists of an EFM-02 FPGA development board (45 nm, Spartan 6) and a data converter board (DCB). The whole system is controlled through a PC-based Python interface, interacting with VHDL code running on the FPGA board.
The DCB, designed specifically for this work, is split into the analogue-to-digital (AD) and digital-to-analogue (DA) pathways. The DA pathway employs a high-speed, high-precision (500 MHz, 14-bit), current-output digital-to-analogue converter (DAC) (DAC3171) operated flexibly at up to 312.5 MHz (burst mode-32 k points max.). This is followed by a cascade of two, high bandwidth, ultra-high slew rate (4.3 MV/μs, 1.4 GHz) interfacing amplifiers (OPA695) that convert the DAC output to voltage and boost its signal range from ±2 V to ±4 V respectively. The array handler bias generator amplifier was switched to a high slew rate (3.6 MV/μs), ±15 V power supply amplifier (LM6171) capable of achieving the ±12 V bias voltage swing required by our instrument.
The AD pathway utilizes a dual-channel, high-speed, highprecision (65 Msps, 14-bit, 11.4-bit ENOB, 2 LSB max. INL), differential input ADC (ADS4242) operated flexibly at up to 50 Msps (burst mode-16 k points max.). The array handler provides single-ended analogue signals, pre-amplified through a voltage amplifier (OPA227-U4), whose gain was reduced to unity in this work. We thus exchanged input voltage range against noise performance with respect to the original instrument design [15] (original instrument: max. input voltage 0.5 V, current instrument: 4 V). These signals pass through a ≈1/4 gain damper (LM6715), followed by a single-end to differential signal converter (LM6551). This allows a ±4 V input signal range to be mapped to a 2V pp differential signal, suitable for the ADC. As a result, 1 ideal LSB corresponds to a 0.488 mV change in raw input signal, as provided by the array handler.
Clocking control for both AD and DA pathways is provided by a low-jitter (265 fs RMS), adjustable clock generator module (CDCM6208). Clock frequencies for both the ADC and the DAC can be adjusted independently, which allows our system to flexibly trade off timing resolution for acquisition/stimulation window duration respectively and thus ensure optimal use of our limited random access memory (RAM) resources inside the FPGA. Further flexibility is built into the system through software-controlled (VHDL level) down-sampling of the data arriving from the ADC channels and/or padding of the data emitted by the DAC (multiple clock cycles per data point).
IV. EXPERIMENTAL RESULTS
Our upgraded array control instrument was tested in three stages: First, read-out accuracy was assessed on stand-alone linear resistors and on a reference 32 × 32 resistor crossbar array as in [15] . Second, sinusoidal stimulation was applied on a The system is partitioned into a controller and an array handler module. The data converter PCB was designed in-house. The array handler is described in detail in [15] . AUT: array under test. linear resistor and on a RRAM prototype device (both in standalone configuration-device fabrication described in [15] ). The on-board oscilloscope continuously assessed device under test (DUT) static resistance throughout the entire stimulation cycle and the resulting data allowed the generation of I-V curves. Third, oscilloscope traces were obtained from the active and inactive WLs and BLs showing the limits of the instrument's pulsing capabilities and confirming that the write cross-talk protection feedback mechanism works as expected.
A. Read-Out Operation Assessment
Initially, a series of discrete, linear resistors ranging from 100 Ω to 10 MΩ were used to test our system read-out performance. Fig. 5 shows average read-out errors (100 samples) and associated standard deviations (useful indicator of data spread even if underlying distribution is not necessarily Gaussian). Results are comparable to [15] , although systematic errors affect our system more due to the downgrade of the gain of amplifier U4 in Fig. 4 . The standard deviation plot indicates that indeed towards the edges of the operating range results become more inconsistent, as would be expected by the widening error ranges in Fig. 3(b) . The amount of read-out variation indicates that in our instrument voltages are sampled with more than ±1 LSB fluctuations (best fit-1.34 LSB), which may be attributable to data converter imperfections (INL, DNL, etc.) and/or the presence of noise.
Next, the performance of the system was assessed on a 32 × 32 reference linear resistor crossbar array. Test array configuration and measured read-out errors are shown in Fig. 6 . Typical crossbar parasitic-induced read-out error patterns can be observed, similar to those described in [18] . These include: a) overestimates due to non-zero access framework resistance in WLs with many low resistance cells (top 7 WLs) and b) underestimates appearing when high RS cells share a line with cells of much lower RS (WLs 13 vs. 16) amongst others. This indicates that the current system operates in crossbarlimited, rather than instrument-limited regime.
B. On-Board Oscilloscope Capability Assessment
The array control instrument's on-board oscilloscope was tested by outputting a digitized, 3.5 V sinusoidal stimulation signal (DA signal pathway-32 k points, 1 s/cycle) first to a linear, reference resistor (2.2 kΩ) and then to a prototype RRAM device. The system was operated in the "read" configuration (Fig. 2(a) ) throughout the procedure, with V src and V bias concurrently sampled at 16 k points/s (AD pathway). For this experiment, a 1 kΩ sense resistor was specially introduced to ensure sufficient voltage transmission from V src to V bias because our prototype devices switch at biases in the range of 1-2 V, and operate in the 1-10 kΩ range. The sinusoidal input was kept at low frequency (1 Hz) in order to limit the effect of parasitic capacitances on results. Target resistance R t was calculated as per (1) .
Testing the reference resistor reveals that our instrument can correctly calculate static resistance throughout most of the cycle by direct division of measured applied voltage over measured current [ Fig. 7(a) , lower panel]. At higher input stimulus frequencies parasitic capacitances have to be taken into account and specific parasitic connectivity models need to be taken into account (improvement of performance at high frequency currently under progress). An important exception, however, appears when the input signal is very close to zero (around the zero crossing). In that case we observe an amplification of resistance measurement uncertainty due to the low levels of signals involved even though the measured voltage and current values themselves are still well-defined. Fitting the corresponding I-V from Increasing the AD pathway sampling rate allows monitoring of DUT resistive state evolution with greater time resolution at the expense of acquisition window duration due to the burst-mode operation of the on-board oscilloscope. Notably, the current instrument's flexibility to trade-off sampling rate against acquisition window was not present in the previous, microcontroller-based implementation where the acquisition rate was limited to 200 ksps (see Table II and LPC1768 datasheet). Moreover, employing higher input stimulus frequencies will cause reactive loading effects to become more pronounced and thus offers a way of assessing DUT complex impedance. Benchmarking of this capability lies outside the scope of this paper.
C. Write Operation Assessment
In a practical implementation, feedback provided during the write operation must be applied on the array throughout the entire duration of each programming pulse. For this reason, when implementing the conceptual biasing scheme from Fig. 2 , a strobing switch is included [ Fig. 8(a) -S1 in Fig. 4 ]. This allows the inactive WLs and BLs to precharge to V src /2, following which the strobing switch is activated and V src is flashed to the active WL. Because the active WL also charges towards V src /2 by leakage currents through the crossbar while S1 is open, producing a pulse at voltage V src is facilitated. The procedures and performance of our system's write operation are illustrated in Fig. 8 , where we show oscilloscope traces for signals V src , V src /2, and V write and characteristic pulse shapes at < 200 ns duration under both standalone and crossbar loading conditions. These signals were probed at the AUT pins and thus include the effects of the switches of the access framework (Fig. 4) . The significant rise-time difference between V src and V src /2 occurs due to different capacitive loading. It takes a minimum of 1.55 μs for the system to precharge the inactive lines, apply a stimulus pulse and return the array to GND, however multi-pulse burst-mode operation is also possible (precharge once, apply multiple pulses by repetitive strobing). The timing resolution of the waveform is controlled to a minimum of 3.2 ns/data point. The relatively large overshoots observed in Fig. 8(c) are due to impedance mismatch between load (variable in RRAM) and driver amplifier output. Key pulse stimulation performance characteristics and comparisons to other relevant work are summarized in Table II .
V. RRAM DEVICE TESTING APPLICATIONS

A. RRAM Device Switching Characterization
The presented system was utilized to study the switching behavior of the prototype RRAM devices from [15] under ns pulse stimulation. Fig. 9 illustrates test results obtained from standalone devices subjected to the "biasing parameter optimizer" testing algorithm [22] . The optimizer attempts to repeatedly induce switching in a DUT by administering multiple, fixed-duration/incrementing-amplitude voltage pulse ramps of alternating polarities [panel (a)] and is a generalization of the well-established incremental step pulse programming routine (ISPP) [23] . Switching is considered achieved when DUT resistance hits pre-defined minimum and maximum target levels. The amplitude of the last stimulus pulse is defined as the "switching voltage," though resistive state assessments following each write pulse keep a record of the effects of every individual pulse on DUT resistive state [panel (b) ]. This allows us to also define a "switching threshold" level, which corresponds to the pulse amplitude when DUT resistive state has diverged from its value at the beginning of the test by more than 2% (((|R c − R 0 |)/R 0 ) > 2% − R c is current and R 0 is initial resistive state). By repeating this test for different stimulus pulse durations in both polarities, the influence of pulse duration on switching and threshold voltages can be investigated [panels (c) and (d)]. All measurements are performed on a single DUT.
Results show that our sample DUT switches in multi-level bipolar mode 1 with an asymmetric dependence of resistive state changes vs. voltage, positive voltages being able to induce comparable resistive switching at lower magnitudes than negative voltages. Furthermore, a clear pulse voltage-duration trade-off is observed, also known as the voltage-time dilemma [24] , for TABLE III  VOLTAGE-TIME TRADE-OFF TEST both polarities with exponential fits reasonably describing positive polarity switching voltage and negative polarity switching and threshold voltages (Table III) . Fits were carried out using the MATLAB bisquare linear fit method. Notably, adjusted R 2 > 0.975 in all cases and the maximum 95% confidence interval is ±22 mV/dec. Conversely, the positive polarity threshold voltage behavior seems to be characterized by faster-thanexponential decay of V set_threshold with pulse width, further exhibiting progressively larger uncertainties as pulse durations decrease. The reasons behind this require further study.
B. RRAM Crossbar Manipulation With Cross-Talk Suppression
In order to test the capabilities of the system to mitigate write cross-talk effects in RRAM crossbars in operando, the write procedure was further assessed in a 32 × 32 crossbar (same device technology as in previous section-see [15] ). For this test, three devices were chosen with (WL,BL) locations selected as shown in Fig. 10(a) . The objective was to demonstrate successful RS manipulation of "target" cell M1 while leaving the RS of the two "cross-talk" cells M2 and M3 (one each on the bit-and word-line complements of M1 respectively) undisturbed.
All three test devices were first tested with the "biasing parameter optimizer" routine to confirm that they are functional   TABLE IV  SWITCHING PARAMETERS FOR CELLS UTILISED THROUGHOUT THE  CROSS-TALK SUPPRESSION TEST PROCEDURE (capable of switching). Indicative raw results from cell M3 are shown in Fig. 10(b) along with the time evolution of the device's switching voltages over the duration of this preliminary test phase [ Fig. 10(c) ]. Despite a slight drift in the device's operating RS range we notice that the switching voltages remain remarkably stable. The SET and RESET switching voltages for all test devices as summarized in Table IV . Notably, the SET and RESET voltage polarity of device M3 was adverse to that of the other two devices.
In the main part of the experiment, the RS of the "crosstalk" cells (M2, M3) was first assessed 20 times through lowvoltage, non-invasive read operations as described in previous sections. Then, −1.9 V, 100 μs SET pulses, and 2 V RESET pulses were applied on device M1 and the resulting resistive state changes were recorded and are shown in Fig. 10(d) , upper panel. Gradual, but significant RS changes are observed in reaction to the cumulative effects of the pulsed stimulation. Notably, the RS of cell M1 was cycled fully twice and left in a different state than it originally had. This was done in order to try and destabilise the "cross-talk" cells as much as possible throughout this stage of the test. Finally, the RS of cells M2 and M3 was once again assessed twenty-fold. The statistically insignificant changes in the RS of M2 and M3 indicate towards the effectiveness of the cross-talk protection mechanism adopted in the system.
VI. DISCUSSION AND CONCLUSIONS
A. System Performance
In Sections II and IV we have noted that the best read-out accuracy can be obtained when the target DUT resistance is similar to the sense resistor used. One might be tempted to think that the high read-out accuracy range of the instrument may be significantly extended by the addition of very high (≥ 10 MΩ) and very low (≤ 100 Ω) sense resistor options. While some improvement may still be possible, we can expect that at the very low resistance corner, DUT resistive state will gradually become comparable to the parasitic resistance in the access framework, which may introduce significant errors. These will be exacerbated in crossbar configurations, where the access switch may be required to channel current for an entire WL of very low resistive state DUTs. On the other hand, at the very high resistance corner, we can expect leakages through solid state switches in the access framework and read-out amplifier (U4 in Fig. 4 ) input bias currents to reach disruptive levels. While some of these issues can be mitigated by employing relays (low leakage) or constraining our choice of read-out amplifiers to low-leakage MOSFET-based ones, some performance metric (e.g., speed) would likely have to be sacrificed in exchange. Another factor limiting the readout precision by adopting the read-out circuits in Fig. 2(a) is inaccuracy of R sense . We note that the R t calculation from (1) is linearly dependent on the R sense , which means 1% R sense deviation would cause 1% read-out accuracy degradation. For this reason, high accuracy components should be used otherwise large systematic error would be induced. By simply adopting 0.1% tolerance components, this issue drops in significance to the extent where other issues discussed throughout this paper become much more important.
B. Implementation Strategy
Transitioning to an FPGA-based solution was not the only viable implementation option for massively upgrading the timing specifications of the previous system version [15] . An alternative approach would be to outsource the speed element to other PCB components such as, e.g., micro-timers and sequencers. While such an approach was implemented, tested, and showed promising results, the FPGA-based approach was chosen and pursued for this work on the basis that additional beneficial features could be obtained with comparable design effort:
• The FPGA board could overcome the 200 ksps readout limitation of the microcontroller board and supported USB3.0 communication with the PC at up to 300 MBps as opposed to USB2.0 for the microcontroller board (operated through a serial link at a maximum of 921 k baud rate). Both the FPGA and the microcontroller versions of the instrument require both PC-side and microcontroller/FPGA-side code. The communication bottleneck between PC and microcontroller had previously forced us to allocate some high-level functionality to the microcontroller side (e.g., the optimizer module from [22] ), which can now be entirely shifted to a single, unified, PC-based interface that doesn't have to be designed around the limited resources of the microcontroller board.
• The FPGA board featured a much large number of input/output (I/O) pins (191 vs. 25 for the previous version, which after a series of upgrades has already become padlimited).
• Adding micro-timers and other such circuitry would unnecessarily complicate the PCB design if such functionality can simply be provided directly from the FPGA.
C. Conclusions and Future Work
In conclusion, we have presented a custom made system that builds upon our previous efforts by adding nanoscale pulsing and on-board oscilloscope capabilities to an instrument designed to handle both standalone devices and crossbar arrays for read and write purposes. The on-board oscilloscope allows the extraction of DUT transient behavior and I-V data while the ns pulsing capabilities mark an above two order of magnitude improvement in write pulse timing resolution. These improvements offer enhanced operational flexibility covering an increased number of memory technologies. Moreover, we have studied the extent to which data conversion errors may influence the results of the accuracy-critical task of reading a DUT resistive state. We conclude that even in the absence of crossbar effects, small conversion errors may induce increasingly large misreads as read-out voltage drops. Thus ADC selection and calibration become increasingly critical design considerations, an effect that can be mitigated by attempting to evenly distribute the voltage within the DUT-R sense potential divider. Finally, our array control instrument was successfully used to obtain the switching characteristics of a prototype RRAM technology under pulsed stimulation as a function of pulse amplitude and duration. Data spanning a pulse duration interval between sub-100 ns and 100 μs was recoded using a cheap, portable, userfriendly RRAM testing platform.
Based on the learnings in this work, some future system improvements are suggested (currently under development) such as: a) Splitting the AD pathway between a fast, coarse branch for the on-board oscilloscope and a slow, high-precision branch for the accuracy-critical read operation. b) Transitioning the array handler to a trans-resistance amplifier-based read-out scheme [18] so that precise, direct control over the bias voltage across the DUT is maintained at all times, including during onboard oscilloscope operation. With these upgrades we intend to further enhance read-out accuracy.
